The main result of this paper is the development of a low depth cany lookahead addition technique based on threshold logic. Two such adders are designed using the recently proposed charge recycling threshold logic gate. The adders are shown to have a very low logic depth, and significantly reduced area and power dissipation compared to other dynamic CMOS implementations.
INTRODUCTION
As the demand for higher performance very large scale integration processors with increased sophistication grows, continuing research is focused on improving the performance, area efficiency and functionality of the arithmetic and other units contained therein. Low power dissipation has become a major issue demanded by the high performance processor market in order to meet the high density requirements of advanced VLSI processors. The importance of low power is also evident in portable and aerospace applications, and is related to issues of reliability, packaging, cooling and cost.
Threshold logic (TL) was introduced over four decades ago, and over the years has promised much in terms of reduced logic depth and gate count compared to conventional logic-gate based design. However, lack of efficient physical realizations has meant that TL has, over the years, had little impact on VLSI. Efficient TL gate realizations have recently become available, and a number of applications based on TL gates have demonstrated its ability to achieve high operating speed and significantly reduced area [I] [2] [3] .
We begin in Section 2 by giving a brief overview of threshold logic (TL). This is followed by a description of Charge Recycling Threshold Logic (CRTL) [ 13 and a comparison of the power dissipation of CRTL with other TL gates in Section 3. In Section 4 the proposed carry lookahead addition scheme is presented, and the designs for two
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THRESHOLD LOGIC
A threshold logic gate is functionally similar to a hard limiting neuron. The gate takes n binary inputs x 1 , x 2 , . . . ,xn and produces a single binary output y, as shown in Fig. 1 . A linear weighted sum of the binary inputs is computed followed by a thresholding operation. This may be written in a more compact form using the sgn function as / n \ y = s g n ( C . w i X i -T ) .
The sgn function is defined as sgn(x) = 1 if x 1 0 and sgn(x) = 0 if x < 0. Any threshold function may be computed with positive integral weights and a positive real 0-7803-7448-7/02/$17.00 02002 IEEE I -469 threshold, and all Boolean hnctions can be realized by a threshold gate network of depth at most two. A TL gate can be programmed to realize many distinct Boolean functions by adjusting the threshold T. For example, an n-input TL gate with T = n will realize an n-input AND gate and by setting T = n/2, the gate computes a majority hnction. This versatility means that TL offers a significantly increased computational capability over conventional AND-OR-NOT logic.
CHARGE RECYCLING THRESHOLD LOGIC (CRTL)
We now briefly describe the realization for CMOS threshold gates presented in [l] . Fig. 2 shows the circuit structure which is based on the charge recycling Asynchronous Sense Differential Logic (ASDL) developed by Bai-Sun et af. [4] The sense amplifier (cross coupled transistors M1 -M4) generates output y and its complement yi. Precharge and evaluate is specified by the enable clock signal E and its com- The enable signal E controls the precharge and activation of the sense circuit. The gate has two phases of operation, the evaluate phase and the equalize phase. When Ej is high the output voltages are equalized. When E is high, the outputs are disconnected and the differential circuit (M5M7) draws different currents from the formerly equalized nodes y and yi. The sense amplifier is activated after the delay of the enable inverters and amplifies the difference in potential now present between y and yi, accelerating the transition. In this way the circuit structure determines whether the weighted sum of the inputs, 4, is greater or less than the threshold, T, and a TL gate is realized. It must be noted that the voltage T can also be replaced by a set of capacitively coupled inputs onto the floating gate of M6, thus realizing negatively weighted inputs. The gate was shown to have high operating speed and typically around 15 to 20% lower power dissipation than other capacitive CMOS TL gate implementations [3] [2] . It was also shown to operate reliably at frequencies over 400 MHz.
CARRY LOOKAHEAD ADDITION WITH THRESHOLD LOGIC
Addition is one of the most critical operations performed by VLSI processors. Adders are used in &Us, floating-point arithmetic units, memory addressing and program counter updates. The critical requirement of the adder is speed, but low power dissipation and area efficiency have become increasingly important in recent years. The key factor in the proposed addition scheme is the introduction of highvalency threshold logic carry generate and propagate cells, which leads to reduced logic depth addition networks, and hence reduced area and power dissipation. Carry lookahead is a well-known technique for decreasing the latency of addition by reducing the logic depth to O(log,w), where w is the word length of the addends. It is one of the fastest addition algorithms, and allows significant design trade-offs to be made in terms of latency, area and power.
The addition problem can be expressed in prefix notation in terms of generate, Gf, propagate, P;, and carry cj signals at each bit position j for a width w adder as follows: Assuming that c-1 = 0, then the carry signal at position j, cj, is given by:
The direct approach to implementing this scheme in, for example, static CMOS is not practical for any useful wordlength w 2 16, since the amount of circuitry required to assimilate the MSB carry becomes prohibitive. For this reason, and also because of the associative nature of the expressions for Gi and Pi', carry lookahead adders are usually built using a parallel prefix-tree structure. The threshold logic approach can, however, be used to design circuits which implement carry lookahead addition in a more direct and efficient way than the static CMOS prefix-tree approach.
A modified set of the Boolean Equations (3)-(5) will now be derived in a form suitable for implementation in I -470 threshold logic. We will take advantage of the high fanin capability of TL to design high valency threshold logic prefix-cells, that is, prefix-cells which compute group propagate, group generate and carry signals from a large number of input bits.
into n-bit blocks. The first stage starts with the computation of the group-generate and group-propagate signals (G i-"" and P/-n+l) for each block, directly from the input operands. A carry is generated in a group if the sum of the n bits in the group exceeds (is strictly greater than) the maximum number representable by n sum bits. Therefore a grouppropagate signal Gi-n+' is 1 if the sum of the n bits in the group exceeds the maximum number representable by n sum bits. Similarly, the group propagates a carry originating in the neighbouring group of lower significance and the group propagate signal P;-n'l is 1 if the sum of the n bits in the group is equal to or greater than the maximum number representable by n sum bits. This may be written in general equation form as:
The input operands (ai, bi), i = 0, . . . , w -1, are grouped
Equations (6) and (7) are exactly in the same. form as Equation (2) which describes the operation of a threshold gate. The input weights for calculating G;-"+' and P;-n+l are the same, and the gate thresholds differ by 1.
An example will serve to illustrate the ideas. Consider a 3-bit grouping of the input bits (ab, b5, a4, bl, a3, b 3 ) . The group generate signal G i is 1 if the sum of the inputs is greater than the largest number representable in the three sum bits (s5, s4, s3) , which is 7. The group propagate P: signal is 1 if the sum of the inputs is greater than or equal to 7. This can be expressed as:
An expression for calculating G! may be written by combining the intermediate group generate and group propagate signals in the following way:
Gj" = Gj" + P;Gi-, + PjkP;?,Gln_, + Pj"P;-, PiE1 . . . P;-lGt-l. (10) Equation (1 0) can be interpreted as expressing the partitioning of the w inputs into contiguous blocks in which it is determined where a cany signal is generated and propagated. Such an expression may also be easily converted into TL form. This is illustrated by the following example for GY5, where we partition the 16 bits into 4 groups, and use 4 bit group generate and group propagate signals as follows: Finally, the sum bits are computed from the truth table for addition as follows:
where we have used -c j = E j -1 SO that all weights are positive.
LOW DEPTH CARRY LOOKAHEAD ADDERS
By exploiting the parallelism inherent in the computation of carry signals as expressed in Equation (lo), we can construct carry lookahead adders of significantly reduced logic depth compared to previous prefix-tree approaches.
in Fig. 4 . The black cells consist of two CRTL gates and compute GP; signal pairs, the grey cells compute the carry signals G; and the white cells compute the sum according to Equation (12) . Only one capacitive input network is required for computing the pair of GP; signals because the input weights for computing group propagate and group generate are the same, and it is shared by the two CRTL gates which have different thresholds. The adder has a depth of only 4 gates. This is a significant improvement compared to, for example, a conventional 16-bit Brent-Kung adder which has a critical path consisting of 9 gates (7 gates for the prefix-tree, one gate for generating p i and gi and finally one XOR gate for computing the sum bits). To achieve bit-level pipelined operation, the input operands (aj , b j ) must propagate through the CLA because the sum bits S j are computed from the input operands as well as the two carries (cj-1, cj). Therefore each cell in the CLA would also need to include two D-latches, which are not shown in Fig. 4 . This would result in a compact and potentially low-power pipelined adder suitable for DSP applications. In addition, the proposed CLA has a number of very desirable properties. The adder consists primarily of only one type of CRTL gate, which means only one gate requires careful design and optimization (in addition to the relatively simple capacitive networks). The regularity of each cell also means that networks of the type shown in Fig. 4 are highly suitable for automated layout generation, A 4-bit adder was chosen for evaluation by simulation and the circuit diagram with carry-in included is shown in One possible 16-bit carry lookahead tree structure is shown I -471 was also designed in the same 0.25pm process and simulated under the same switching conditions. The MODVCS design presented in [5] calculates all 4 cames in parallel and is claimed to have low power dissipation, low transistor count and low area compared to previous DCVS logic designs. For this reason it was chosen for comparison with CRTL.
Both adders were laid out in the same 0.25pm, 4-metal, 2-poly process. The poly1 -poly2 capacitance in this process is 0.8 fF/pm2, and as was mentioned earlier, the unit capacitance was chosen to be 5fF. The comparison results are shown in Table 1 and demonstrate that CRTL offers significant improvement over the MODCVS design. It is interesting to note that the area of the capacitive networks in the CRTL adder comprise approximately half of the total area of the adder. The reason for this is the relatively low polyl-poly2 capacitance value in the chosen process, and W h e r significant area reduction would be possible by using processes with dedicated capacitive layers such as MIM.
I -472 Fig. 4 . Structure of a 16-bit carry lookahead adder with 4-bit grouping and no carry-in
CONCLUSIONS
A low depth carry lookahead addition technique based on threshold logic was presented. A 4-bit and a 16-bit adder were designed based on this technique using the recently proposed charge recycling threshold logic gate. The proposed addition technique significantly reduces logic depth over the conventional prefix-tree approach. Simulation results also indicate improved area and power dissipation compared to the multi-output differential cascode voltage switch implementation.
